

# 01





Table of Contents


PAGE	DESCRIPTION	BOI-FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3 - 6	Processor	CPU
8 - 13	PCH	CLG
14 - 15	DDRIII SO-DIMM	DDR
16 - 22	N14P-GV2/N14M-GL	VGA
23 - 24	VRAM - DDR3	VGA
28	HDMI comm part	HDM
29	VGA Connector	VGA
	LCD Panel	LDS
	CRT & CRT BUS SWITCH	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
30	MINI Card (Wi-Fi & WIMAX)	MNW
31	USB Connector	USB
	USB Sleep Charger	SLC
33	HDD	HDD
	ODD	ODD
34	Audio Codec	ADO
35	Atheros LAN	LAN
36	Card reader	MMC
37	EC	KBC
38	KeyBoard	KBC
	TP&FP board	TPD,FPD
	Power SW	PSW
39	LED	LED
40	Charger	PWM
41	System 5V/3V	PWM
42	DDR 1.5V	PWM
43	+VCCIO	PWM
44	+VCCSA	PWM
45	+VCORE+VGFX	PWM
46	+1.8V / Discharge	PWM
47	GPU_CORE	PWM
48	other GPU	PWM

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
+VIN	10V~+19V		S0-S5
+3V_RTC	+3.0V~+3.3V		S0-S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3VPCU	+3.3V	AC/DC Insert enable	S0-S5
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
+1.5VSUS	+1.5V	S5_ON	S0-S3
+1.5V	+1.5V	MAIN_ON	S0
+VCCIO	+1.05V	MAIN_ON	S0
+VCCSA	~	HWPGR_VCCIO	S0
+VCORE+VGFX	~	MPWROK	S0
+3V_GPU	+3.3V	DGPU_PWR_EN_R	S0
+VGPU_CORE	~	DGPU_PWR_EN_RC	S0
+1.5V_GPU	+1.5V	GPU_PWR_SD	S0
+1.05V_GPU	+1.05V	GPU_PWR_SD	S0


GND PLANE	PAGE
↓ GND_SIGNAL	32
↓ 8769GND	37
≡ GND	ALL
↓ ADOGND	34





## Ivy Bridge Processor (DDR3) &lt;CPU&gt;










## Processor Strapping CPU/VGA

The CFG signals have a default value of '1' if not terminated on the board.

Pin Name	Configuration
CFG2 (PEG Static Lane Reversal --> 16 Lane)	1=Normal Operation 0=Lane Reversed
CFG3 (Reserved)	
CFG4 (DP Presence Strap)	1=Disable; No physical DP attached to eDP 0=Enable; An ext DP device is connected to eDP
CFG5 CFG6 (PCIe Bitfusion)	00=x8,x4,x4 - Device 1 function 1 and 2 enable 01=Reserved - (Device 1 function 1 disable; function 2 enable) 10=x8,x8 - Device 1 function 1 enable; function 2 enable 11=(Default) x16 - Device 1 function 1 and 2 disable
CFG7 (PEG Defer Training)	1=PEG train immediately following xRES# B de-assertion 0=PEG wait for BIOS training


## DDR3 VREF DQ (M3) S3P




www.aitech1.ru

For Xiang Yun Layout House Use

## Panther Point (DMI, FDI, PM) &lt;CLG&gt;



## Panther Point (LVDS, DDI) &lt;CLG/UGA/HMG&gt;




L.DDC_DATA	1 -- LVDS ENABLE
	0 -- LVDS DISABLE
SDVO_CTRLDATA	1 -- PORT B Detected
	0 -- PORT B Disable

## CRT IMPEDANCE MATCHING &lt;CLG&gt;




www.aitech1.ru


## PCH Pull-high/low &lt;CLG&gt;



## System PWR\_OK &lt;CLG&gt;




## Deep Sx &lt;CLG&gt;




Net Name	Deep Sx Support	Deep Sx No Support
AC_PRESENT	V	NA
SUS_PWR_ACK	V	NA
SUSACK#_R	V	V
DPWROK	V	NA
SLP_SUS	V	NA


## RTC Circuitry <RTC>




PU & Password Clear <CLG>



## HDA Bus &lt;CLG&gt;




## PCH JTAG Debug<CLG>




PCH Dual SPI <CLG>


**EC+BIOS @4M**



## ME@2M




Panther Point (HDA,JTAG,SATA) <CLG>








### PCH Strap Table

Pin Name	Strap description	Pin Mode	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC -> RT23 -> 330K_4 -> PCH_INVRMEN									
GNT1# / GPIO34	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GPIO19</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GPIO19	Boot Location	1	1	SPI *	0	0	LPC	
GNT1#	GPIO19	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V_S5 -> RT28 -> 1K_4 -> ACZ_SDOOUT_R -> ACZ_SDOOUT_R									
DF_TVS	DMVFDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	+V3A -> R338 -> 1K_4 -> R337 -> 1K_4 -> PLL_ODDR_EN (11)									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5 -> R418 -> 1K_4 -> ACZ_SYNC_R									
INIT3_3V#	Reserved	PWROK	1 = Default (weak pull-up 20K)	Should not pull low. leave as No Connect									
GNT3# / GPIO53	ESi Strap (Server Only)	PWROK	1 = Default. Should not be pulled low for desktop and mobile	Should not pull low for desktop and mobile									
GPIO15	TLS Confidentiality	RSMRST	0 = Default. TLS no Confidentiality 1 = TLS Confidentiality	+V3A -> R708 -> 1K_4 -> GPIO15 (11)									
L_DDC_DATA	LVDS Detected	PWROK	0 = Default. Not Detected 1 = Detected	1= PU to 3V									
SDVO_CTRLDATA	Port B Detected	PWROK	0 = Default. Not Detected 1 = Detected	1= PU to 3V									
DPDC_CTRLDATA	Port C Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC									
DDPD_CTRLDATA	Port D Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC									
SATA3GP / GPIO37	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									
SATA2GP / GPIO36	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									
DSWVRMEN	Deep S4/S5 Well On -Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable	+3V_RTC -> RT22 -> 330K_4 -> RT21 -> DSWVRMEN (8)									

Panther Point-M (PCI,USB,NVRAM) <CLG>




Panther Point-M (PCI-E,SMBUS,CLK,CLG,U3B,MNW)>



	33MHz	27MHz	48/24MHz	14.318MHz	25MHz
CLK_FLEX0					
CLK_FLEX1					
CLK_FLEX2					
CLK_FLEX3					




Panther Point (GPIO,VSS\_NCTF,RSVD) <CLG>





BOARD ID SETTING <CLG>

Board ID	ID0	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID12	ID13	ID14	ID15	ID16	ID17
HM70	H	L													
HM76			H	L											
UMA SKU															
VGA SKU															
VRAM-1000MHz															
VRAM-900MHz															
Standard															
ULV															
1.1"															
1.1"															
GL															
W/ 4K2K															
W/O 4K2K															
W/ HDMI															
W/O HDMI															
W/ CRT															
W/O CRT															
Only VGA															
Optimus															
WINT7															
WINT8															
HM75_76															
HM70															
BDP															
LVDS															
Celestion															
2778, 1.7"															
45W															
35W															



DSW



GPIO Pull-up/Pull-down <CLG>



Description	ID9	ID10
USB3.0*2	H	
USB3.0*1&USB2.0*1	L	
S&C		H
Non S&C		L





Box Vendor	Board_ID11	GPIO12	GPIO10
ONKYO	L	H	
Harman-Kardon	H	L	
Non-brand	H	H	

GPIO52			
W/O KB Backlight	H		
W KB Backlight	L		


  

GPIO57			
ID_Detect	Speaker	Touch Pad	KB Backlight
H	Metal/IMR	Box	3.3V Metal(Y)
L	TEXTURE	Boxless	5V(NMTP)






## Internal PLL and VRMs




### Display PLL A/B Analog Power




## Deep Sx power well




Clock power on core well




## Panther Point-M (GND) &lt;CLG&gt;








www.aitech1.ru








&lt;DDR&gt;

H=4 (Rev)





















## SMBUS [Thermal]




## GPIO PU/PD



Quanta Computer Inc.

PROJECT :Chief River

Size	Document Number	Rev
	N14x (GPIO)	A1A
Date:	Wednesday, January 16, 2013	Sheet 20 of 50



		Vendor P/N	STN B/S P/N	Size	Strap	Note	
128M (2G bit)	Hynix H2	H5TQ2G63DFR-N0C (128M*16) GL/GV2		x4+1GB	GL:0x06 0110	GV2:0x06 0110	1000MHz
				x8+2GB		GV2:0x06 0110	1000MHz
		H5TQ2G63DFR-11C (128M*16) GL/GV2		x4+1GB	GL:0x06 0110	GV2:0x06 0110	900MHz
				x8+2GB		GV2:0x06 0110	900MHz
	Samsung S2	K4W2G1646E-BC1A (128M*16) GL/GV2		x4+1GB	GL:0x05 0101	GV2:0x07 0111	1000MHz
				x8+2GB		GV2:0x07 0111	1000MHz
		K4W2G1646E-BC11 (128M*16) GL/GV2		x4+1GB	GL:0x05 0101	GV2:0x07 0111	900MHz
				x8+2GB		GV2:0x07 0111	900MHz
	Micron M2	MT41J128M16JT-107G-K (128M*16) GL/GV2		x4+1GB	GL:0x01 0001	GV2:0x05 0101	900MHz
				x8+2GB		GV2:0x05 0101	900MHz
MT41J128M16JT-093G-K (128M*16) GL/GV2			x4+1GB	GL:0x01 0001	GV2:0x05 0101	1000MHz	
			x8+2GB		GV2:0x05 0101	1000MHz	
256M (4Gbit)	Micron M3	MT41K256M16HA-107G-E (256M*16) GL/GV2		x4+2GB	GL:0x0D 1101	GV2:0x01 0001	900MHz
				x8+4GB		GV2:0x01 0001	900MHz
	Samsung S3	K4W4G1646B-HC11 (256M*16) GL/GV2		x4+2GB	GL:0x0B 1011	GV2:0x03 0011	900MHz
				x8+4GB		GV2:0x03 0011	900MHz
	Hynix H4	H5TQ4G63MFR-11C (256M*16) GL		x4+2GB	GL:0x03 0011		900MHz
				N/A			
		H5TQ4G63AFR-11C (256M*16) GL		x4+2GB	GL:0x04 0110		900MHz
				N/A			

MULT STRIP [N14P_GV2]					
PCI_DEVICE STRAP	PCI_DEVICE ID	0x1292 -->QS 0x12AD -->ES	DP_PLL_VDD33	1 [Default]	
RAM_CFG	RAM_CFG[3:0] for memory configuration		PEX_PLL_EN_TERM	PCIE PLL termination 0:Disable [Default]; 1:Enable	
SUB_VENDOR	0>No VBIOS ROM; 1 BIOS ROM [Default]		3GIO_PADCFG	[0000] --> Gen3 support	
FB[1:0]	[1:0] --> 256MB		PCIE_MAX_SPEED	[1] --> Allow boot to PCIE Gen3	
VGA_DEVICE	0:3D Device; 1:VGA Device		PCIE_SPEED_CHANG_GEN3	[1] --> Enable Gen3	
IC2S_Slave Address	0:9E [Default]; 1:9C		SORx_EXPOSED	SOR0_EXP=0, SOR1_EXP=1 [BFA BL VDS]; [FPC-HDM]	
USER STRAP	Panel EDID Support				
Strap Pin name	Strapping Bits 3	Strapping Bits 2	Strapping Bits 1	Strapping Bits 0	SETTING
ROM_SCLK	PCI_DEVICE[4]	SUB_VENDOR	PCI_DEVICE[5]	PCI_DEVICE[6]	ROM_SCLK +3V_GPU R639 GV2@4.99KF_4 R623 *15KF_4
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]	ROM_SI +3V_GPU R642 *15KF_4 R626 Strap_GV2@15KF_4
ROM_SO	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE	ROM_SO +3V_GPU R643 *15KF_4 R625 *15KF_4
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	STRAP0 +3V_GPU R605 GV2@45.3KF_4 R606 *15KF_4
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	STRAP1 +3V_GPU R609 *15KF_4 R610 GV2@45.3KF_4
STRAP2	PCI_DEVICE[3]	PCI_DEVICE[2]	PCI_DEVICE[1]	PCI_DEVICE[0]	STRAP2 +3V_GPU R678 *15KF_4 R684 GV2@15KF_4
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	STRAP3 +3V_GPU R687 *15KF_4 R688 GV2@15KF_4
STRAP4	RESERVED	PCIE_SPEED_CHAN	PCIE_MAX_SPEED	DP_PLL_VDD33V	STRAP4 +3V_GPU R633 *15KF_4 R630 GV2@45.3KF_4
Resistor Value	VDD33	GND	Resistor Value	VDD33	GND

Binary Strap [N14M_GL]					
Strap Pin name	Strap Mapping	Polarity	SETTING		
ROM_SCLK	SMB_ALT_ADDR	Pull-down to GND	+3V_GPU R638 *10K_4 R622 GL@10K_4		
ROM_SI	SUB_VENDOR	Pull-up to 3V3 if BIOS ROM exists Pull-down to GND if no VBIOS ROM	+3V_GPU R643 *10K_4 R627 GL@10K_4		
ROM_SO	VGA_DEVICE	Pull-down to GND (no display)	+3V_GPU R640 *10K_4 R624 GL@10K_4		
STRAP0	RAMCFG[0]	USER defined	+3V_GPU R601 Strap_GL@10K_4 R602 A0 Strap_GL@10K_4		
STRAP1	RAMCFG[1]	USER defined	+3V_GPU R616 Strap_GL@10K_4 R617 B0 Strap_GL@10K_4		
STRAP2	RAMCFG[2]	USER defined	+3V_GPU R683 Strap_GL@10K_4 R679 C0 Strap_GL@10K_4		
STRAP3	RAMCFG[3]	USER defined	+3V_GPU R692 Strap_GL@10K_4 R693 D0 Strap_GL@10K_4		
STRAP4	PCIE_MAX_SPEED	Pull-down to GND	STRAP4 R621 GL@10K_4		

N14P_GV2	H1/H2	S1/S2	M1/M2	S3	M3
ROM_SI	33.6K	45.3K	30.1K	20K	10K
	CS33482F822	CS34532F818	CS33012F818	CS32002F829	CS31002F826

N14M_GL	Strap3	Strap2	Strap1	Strap0
H1	D0	C1	B1	A0
H2	D0	C1	B1	A0
H3	D0	C0	B1	A1
H4	D0	C1	B0	A0
S1	D0	C1	B0	A1
S2	D0	C1	B0	A1
S3	D1	C0	B1	A1
M1	D0	C0	B0	A1
M2	D0	C0	B0	A1
M3	D1	C1	B0	A1






Diagram illustrating the B2B (Back-to-Back) connection for the EV and NGC MOSFETs. The EV MOSFET is connected to +VGPU\_CORE, and the NGC MOSFET is connected to +1.5V\_GPU. Both MOSFETs are configured as diodes (gate to drain). The drains are connected together and to a +3V\_GPU supply. The NGC MOSFET is highlighted with a red box and labeled "GC no stuff" and "B2B".








## RANK0: 256MB/512MB DDR3

DataBus [0:31]

DataBus [64:32]

(17.24) VMA\_DQ[63:0]  
(17.24) VMA\_DM[7:0]  
(17.24) VMA\_WDQS[7:0]  
(17.24) VMA\_RDQS[7:0]







## CLK-A0 Termination




## MEM Reference Voltage (Low)

## CLK-A1 Termination

## MEM Reference Voltage (High Bus)



## VRAM De-Coupling






(17.23) VMA\_DQ[63:0]  
(17.23) VMA\_DQ[63:0]  
(17.23) VMA\_DQ[63:0]  
(17.23) VMA\_DQ[63:0]

# RANK1: 256MB/512MB DDR3





24

## DataBus [0:31]

## DataBus [64:32]



## VRAM De-Coupling





www.aitech1.ru

For Xiang Yun Layout House Use




www.aitech1.ru



### S3 power Reduction (SM\_DRAMPWROK) <S3P>




For S3 power Reduction Sequence <S3P>





S3 power Reduction (CPU Power) <S3P>




For S3 power Reduction VTT discharge <S3P>




## HDMI-passive level shift &lt;HMP/HMG&gt;




## HDMI-passive level shift &lt;HMP/HMG&gt;




## HDMI-HPD &lt;HMP/HMG&gt;




FOR EMI <EMC>




## HDMI-SMBus &lt;HDM&gt;




## HALL Sensor &lt;HSR&gt;




## CCD &lt;CCD&gt;



## EDP HPD




## EDP PU/PD




## SMBus




## LCD POWER SWITCH &lt;LDS&gt;




## Panel backlight control &lt;LDS&gt;



## CRT &lt;CRT&gt;



## LCD Panel Module &lt;LDS&gt;



## LVDS-Down

## LVDS-Up




www.aitech1.ru

## USB CONNECT RIGHT1 &lt;U3B&gt; &lt;USB&gt;

from PCH (10) USB20P\_R1  
(10) USB20P\_R1


from PCH (10) USB30\_RXN1\_R  
(10) USB30\_RXP1\_R

from PCH (10) USB30\_TXN1\_R  
(10) USB30\_TXP1\_R



2012 Chief River/Braxos

2013 Shark bay / Kabini



	R1	R2	R3	R4	R5	R6	R7	R8	R9
14566		V	V	V					
14600		V	V	V		V			
14617(with CB2)	V		V	V		V			
14617(no CB2)		V	V	V		V			
14641/14642/14644			V			V			
14640							V	V	

SW2	SW3	14600
CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	0	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation



Charger , AM  
Charger , PM  
USB , PM  
USB , CM

SW2	SW3	14641
CB1	CB0	Status
0	0	2A Auto mode for Apple device
1	0	Force 1A for Apple device
0	1	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

Charger , AM2  
Charger , AP1  
USB , PM  
USB , CM

SW2	SW3	14642
CB1	CB0	Status
X	0	2A Auto mode for Apple device
0	1	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation



Charger , AM2  
Charger , PM  
USB , PM  
USB , CM



## USB CONNECT Right2 &lt;U3B&gt;

from PCH



from PCH



## USB CONNECT Left1/Left2 &lt;U2B&gt;

from PCH




from PCH



www.aitech1.ru


For Xiang Yun Layout House Use







www.aitech1.ru

For Xiang Yun Layout House












## INT KeyBoard &lt;KBC&gt;




## TP board &lt;TPD&gt;




## Power board w LED &lt;PSW&gt;




## K/B LED power &lt;KBP&gt;




## HOLE



## VGA HOLE




## CPU HOLE



## MINI Card NUT




## TOUCH PANEL &lt;TPP&gt;



LED-Battery <LED><W+A>




LED-Power <LED><W+A>




LED-WIFI <LED>



ESD Protect <EMC>





EMI





www.aitech1.ru








Be careful to this two net name.






**Quanta Computer Inc.**  
**PROJECT : Chief River**

Size	Document Number <b>+VCCIO(RT8240BGQW)</b>	Rev A1A
Date:	Wednesday, January 16, 2013	Sheet 43 of 50

# P5




**Quanta Computer Inc.**



**PROJECT : Chief River**


Size	Document Number	Rev
	<b>+VCCSA(TI51461)</b>	A1A
Date:	Wednesday, January 16, 2013	Sheet 44 of 50

For Xiang Yun






# P7



 <b>Quanta Computer Inc.</b> <b>PROJECT :Chief River</b>		
Size	Document Number	Rev
	<b>+1.8V/Discharge</b>	<b>A1A</b>
Date:	Wednesday, January 16, 2013	Sheet 46 of 50





+VGPU\_CORE  
TDC : 35A  
PEAK : 60A  
OCP : 60A  
Width : 1400mil

www.aitech1.ru


**Quanta Computer Inc.**


**PROJECT : 2013 PROJECT**

Size: \_\_\_\_\_ Document Number: GPU Core (RT8812A) Rev: A1A

Date: Wednesday, January 16, 2013 Sheet: 47 of 50

For Xiang Yun Layout House Use





Quanta Computer Inc.

PROJECT : BU8E

Size	Document Number	Rev
	POWER TREE TABLE	1A
Date:	Wednesday, January 16, 2013	Sheet 49 of 50

Model	REV	CHANGE LIST	MODEL BD5			
			PAGE	FROM	To	
BD5 MB	A1A	First Release	1			
	B2A	PAGE 3: Change C537,C538 size and stuff R761	2			
		PAGE 5: add PR257	3			
		PAGE 6: modify R142,Q19,R145,R141,Q20,R144 value for DDR3 VREF DQ (M3).	4			
		PAGE 8: modify R735,R715,R395,R369,R397,R720 value to S3	5			
		PAGE 9: change GPIO13 to BOARD_ID16,GPIO23 to BOARD_ID17	6			
		PAGE 10: add USB port3 for Touch Panel function,add R766,R768,R755,R769,R770,R772,R767,R773,Q55,Q56 for S3,change C704,C708 to 12PF	7			
		PAGE 11: change R406,R385,R743,R731,R401,R381,R778,R691,R700,R698,R306,R779,R780,R781,R405,R384 for BOARD_ID select	8			
		PAGE 12: change C420,R295,R784,L14,R288,R785,R416,R796 value and change R786,R420,C470,R787,R421,C469 value for S3	9			
		PAGE 16: change R180,R179,Q25,Q24,Q57 value for CLK PEG	10			
		PAGE 18: change C725,C726,C727 value,and add R788,R789 for EDP PD	11			
		PAGE 19: add R790 for XTAL,and change R249,R250 value	12			
		PAGE 20: change R251,R612,R252,R791,R792 value	13			
		PAGE 21: add R793 for co-lay	14			
		PAGE 22: change C312,C639 value	15			
		PAGE 28: change R794,F3,U25,D21 value for HDMI	16			
		PAGE 29: change R14,R16,R7,MR1,CN15,CN8,F1,R472,R470,R473,R471 value	17			
		PAGE 30: change R499,R797,Q41,R466 value for AOAC	18			
		PAGE 31: add D7,D22,D23,D24,D25,D28,D29,D31,D30,D32,D33,D34,D35 for ESD,change C380,C381,CN18,CN17,R316,R395,U12,C384,C398,C699,R315,Q34 value	19			
		PAGE 33: change CN14 value	20			
		PAGE 34: add D36,D37,D38,D39,D40,D41,D42,D43 for ESD	21			
		PAGE 35: change C234,C221,C190,C184,C174,C168 value,and add C730,C728,C729,C731 for EMI,add D44,D45,D46,D47 for ESD	22			
		PAGE 36: change R413,R394,R389,R390,R391,R392,R393,C448,C441,C440,C442,C443 value	23			
		PAGE 37: change R80,Q4 value,add R799,R798 for STRAP select	24			
		PAGE 38: change CN1,CN2,CN5,CN4,R95,Q10 value and change C218 value for EMI,and add L41,L42,C723,C724,CN2021,R777,R776,R775,R774 for Touch PAD Panel function	25			
		PAGE 39: change LED2 symbol	26			
		B2B	PAGE 20: change R570 value	27		
			PAGE 22: change D4 value	28		
		C3A	PAGE 15: change C65 size to 0402	29		
			PAGE 31: change RN10,RN11,RN12,RN13 pin define	30		
			PAGE 34: change C490,C501 size to 0402	31		
			PAGE 36: change C476 size to 0402	32		
				33		
				34		
				35		
				36		
				37		
				38		
				39		
				40		
			41			
			42			
			43			
www.aitech1.ru						
For Xiang Yun Layout House Use						
DOC NO. 204	PROJECT MODEL :	BD5	APPROVED BY:	Kent Su	DATE:	2012/12/14
	PART NUMBER:		DRAWING BY:	Kent Su	REVISION:	
<div><div> <b>Quanta Computer Inc.</b> PROJECT : BD5</div><div>Size Document Number Change list Date: Wednesday, January 16, 2013 Sheet 50 of 50</div></div>						Rev 02A